

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/770,479	02/04/2004	Masaki Ito	NITT.0189	1890	
75	90 10/06/2004		EXAM	EXAMINER	
REED SMITH LLP			THOMPSON, ANNETTE M		
Suite 1400 3110 Fairview I	Park Drive		ART UNIT	PAPER NUMBER	
Falls Church, V	/A 22042		2825	*************************************	
			DATE MAILED: 10/06/2004	1	

Please find below and/or attached an Office communication concerning this application or proceeding.

				ab			
		Application No.	Applicant(s)				
		10/770,479	ITO, MASAKI				
	Office Action Summary	Examiner	Art Unit				
	<u> </u>	A. M. Thompson	2825				
Period f	The MAILING DATE of this communicati or Reply	on appears on the cover sheet wi	h the correspondence address				
THE - External control	HORTENED STATUTORY PERIOD FOR MAILING DATE OF THIS COMMUNICAT ensions of time may be available under the provisions of 37 r SIX (6) MONTHS from the mailing date of this communica e period for reply specified above is less than thirty (30) day 0 period for reply is specified above, the maximum statutor ure to reply within the set or extended period for reply will, be reply received by the Office later than three months after the patent term adjustment. See 37 CFR 1.704(b).	FION. CFR 1.136(a). In no event, however, may a retion. s, a reply within the statutory minimum of thirty of period will apply and will expire SIX (6) MON by statute, cause the application to become AB	pply be timely filed (30) days will be considered timely. THS from the mailing date of this communication. ANDONED (35 U.S.C. § 133).				
Status				•			
1)⊠	Responsive to communication(s) filed or	n <u>04 February 2004</u> .					
2a) <u></u>	This action is FINAL . 2b)	☐ This action is non-final.	/				
3)[Since this application is in condition for a	allowance except for formal matte	ers, prosecution as to the ments is				
	closed in accordance with the practice u	nder <i>Ex parte Quayle</i> , 1935 C.D	. 11, 453 O.G. 213.				
Disposit	tion of Claims		•				
4)⊠	Claim(s) 1-5 is/are pending in the applic	ation.					
	4a) Of the above claim(s) is/are w	ithdrawn from consideration.					
5)□	Claim(s) is/are allowed.						
6)⊠	Claim(s) 1-5 is/are rejected.						
7) 🗌	Claim(s) is/are objected to.						
8)□	Claim(s) are subject to restriction	and/or election requirement.					
Applicat	tion Papers						
9)[The specification is objected to by the Ex	caminer.					
10)🛛	The drawing(s) filed on 04 February 2004	$\underline{4}$ is/are: a) \boxtimes accepted or b) \square (bjected to by the Examiner.				
	Applicant may not request that any objection	to the drawing(s) be held in abeyan	ce. See 37 CFR 1.85(a).				
	Replacement drawing sheet(s) including the						
11)	The oath or declaration is objected to by	the Examiner. Note the attached	Office Action or form PTO-152.				
Priority	under 35 U.S.C. § 119						
a)	Acknowledgment is made of a claim for for All b) Some * c) None of: 1. Certified copies of the priority doc 2. Certified copies of the priority doc 3. Copies of the certified copies of the application from the International See the attached detailed Office action for	uments have been received uments have been received in A ne priority documents have been Bureau (PCT Rule 17.2(a)).	pplication No received in this National Stage				
Attachmen	nt(s) ce of References Cited (PTO-892)	4) ☐ Interview S	ummary (PTO-413)				
2) Noti	ce of Draftsperson's Patent Drawing Review (PTO-9	948) Paper No(s)/Mail Date				
	rmation Disclosure Statement(s) (PTO-1449 or PTO er No(s)/Mail Date <u>02/04/2004</u> .	/SB/08) 5)	formal Patent Application (PTO-152)				

Art Unit: 2825

DETAILED ACTION

This application, 10/770,479, has been examined. Claims 1-5 are pending.

Priority

1. Acknowledgment is made of applicant's claim for foreign priority based on an application filed in Japan on 06/02/2001. It is noted, however, that applicant has not filed, either with the instant application or with the parent application a certified copy of the Japanese application as required by 35 U.S.C. 119(b).

Information Disclosure Statement

2. The foreign patent document listed on Applicant's PTO-1449 has not been considered because it has not been provided with the Applicant's filing and a concise explanation of its relevance is not included.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Art Unit: 2825

Rejection of claims 1-5

4. Claims 1-5 are rejected under 35 U.S.C. 102(e) as being anticipated by Rajsuman et al. (Rajsuman), U.S. Patent 6,678,645. Rajsuman discloses a method and apparatus for SOC design validation.

- 5. Pursuant to claim 1, Rajsuman discloses a semiconductor integrated circuit device (Abstract, Figure 3) comprising first and second circuit blocks (Fig. 3, #41, A, B, C); an interface checker to monitor whether waveforms of signals between the first and second circuit blocks conform to an interface specification of a design data of the first circuit block (col. 5, II. 16-30); and an external output pin to output a result of a monitoring of the interface checker to an external of the semiconductor IC device (Fig. 3).
- 6. Pursuant to claim 2 wherein the external output pin outputs a value indicating conformity or non-conformity (col. 7, II. 60-65, the response comparison).
- 7. Pursuant to claim 3, wherein the interface specification describes timing information in synchronization with a clock signal (col. 10, II. 4-40).
- 8. Pursuant to claim 4, Rajsuman discloses a method (Abstract) that provides design data and an interface specification of the design data; generates a synthesizable interface checker in accordance with the specification (col. 10, line 40 to col. 11, line 27); produces a semiconductor IC including a first logic circuit (col. 6, II. 33-56); monitors whether waveforms of signals between circuit blocks conform to an interface specification. (col. 9, line 34 to col. 10, line 39, the verification unit).

Page 4

Application/Control Number: 10/770,479

Art Unit: 2825

9. Pursuant to claim 5, further comprising outputting a first value indicating a conformity of the waveforms to the interface specification or a second value indicating a nonconformity of the waveforms to the interface specification to an external of the semiconductor IC (col. 7, II. 60-65, the response comparison).

Conclusion

- 10. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Please reference the PTO-892 for a listing of pertinent references.
- 11. Any inquiry concerning this communication or earlier communications should be directed to Examiner A.M. Thompson whose telephone number is (571) 272-1909. The Examiner can usually be reached Monday thru Friday from 8:00 a.m. to 4:30 p.m..

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

12. Responses to this action should be mailed to the appropriate mail stop:

Mail Stop _____
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Art Unit: 2825

or faxed to:

(703) 872-9306, (for all **OFFICIAL** communications intended for entry)

Primary Examiner Technology Center 2800